Bibliography

  1. [AKA 07] AKARVARDAR K., ELATA D., PARSA R. et al., “Design considerations for complementary nanoelectromechanical logic gates”, Electron Devices Meeting, IEDM, pp. 299–302, 2007.
  2. [ASH 76] ASHCROFT N., MERMIN D., Physique des Solides, EDP Sciences, 1976.
  3. [BEI 15] BEIGNE E., VALENTIAN A., MIRO-PANADES I. et al., “A 460 MHz at 397 mV, 2.6 GHz at 1.3 V, 32 bits VLIW DSP embedding F MAX tracking”, Journal of Solid-State Circuits, vol. 50, no. 1, pp. 125–136, 2015
  4. [BÉR 12] BÉRUT A., ARAKELYAN A., PETROSYAN A. et al., “Experimental verification of Landauer’s principle linking information and thermodynamics’’, Nature, vol. 483, pp. 187–190, 8 March 2012.
  5. [BHA 11] BHAASKARAN V.S.K., “Energy recovery performance of quasi-adiabatic circuits using lower technology nodes”, 2010 India International Conference on Power Electronics (IICPE), pp. 1–7, 2011.
  6. [CAL 05] CALHOUN B.H., WANG A., CHANDRAKASAN A., “Modeling and sizing for minimum energy operation in subthreshold circuits”, IEEE Journal of Solid-State Circuits, vol. 40, no. 9, pp. 1778–1786, 2005.
  7. [DE 10] DE VOS A., Reversible Computing, Wiley, 2010.
  8. [FEY 06] FEYNMAN R., Leçons sur l’informatique, Odile Jacob Sciences, 2006.
  9. [GER 96] GERSHENFELD N., “Signal entropy and thermodynamics of computation”, IBM Journal, vol. 35, pp. 577–586, 1996.
  10. [HOU 15] HOURI S., BILLIOT G., BELLEVILLE M. et al., “Limits of CMOS technology and interest of NEMS relays for adiabatic logic applications”, IEEE Transactions on Circuits and Systems, vol. 62, no. 6, p. 20, 2015.
  11. [KAM 11] KAM H., KING T.-J., LIU S.V. et al., “Design, optimization, and scaling of MEM relays for ultra-low power digital logic,” IEEE Transactions on Electron Devices, vol. 58, pp. 236–250, January 2011.
  12. [KIY 09] KIYOO I.B.S., “Adaptive circuits for the 0.5-V nanoscale CMOS era”, Solid-State Circuits Conference – Digest of Technical Papers, ISSCC IEEE International, pp. 14–20, 2009.
  13. [KOL 92] KOLLER J.G., ATHAS W.C., “Adiabatic switching, low energy computing, and the physics of storing and erasing information”, Pmc. Workshop on Physics and Computation, PhysCmp ‘92, IEEE, pp. 267–270, October 1992.
  14. [LAN 61] LANDAUER R., “Irreversibility and heat generation in the computing process”, IBM Journal of Research and Development, vol. 5, no. 3, pp. 183–191, 1961.
  15. [LEE 13] LEE J.O., SONG Y.-H., KIM M.-W. et al., “A Sub-1-volt nanoelectromechanical switching device”, Nature Nanotechnology, vol. 8, pp. 36–40, 2013.
  16. [LEU 08] LEUS V., ELATA D., “On the dynamic response of electrostatic MEMS switches”, Journal of Microelectromechanical Systems, vol. 17, no. 1, pp. 236–243, 2008.
  17. [MAK 95] MAKSIMOVIC D., OKLOBDZIJA V.G., “Integrated power clock generators for low energy logic”, Power Electronics Specialists Conference, PESC ‘95 Record, 26th Annual IEEE, vol. 1, pp. 61–67, 1995.
  18. [MAR 10] MARKOVIC D., WANG C.C., ALARCON L.P. et al., “Ultralow power design in near threshold region”, Proceedings of the IEEE, vol. 98, pp. 237–252, 2010.
  19. [MAT 09] MATHIEU H., FANET H., Physique des semiconducteurs et des composants électroniques, Dunod, 2009.
  20. [NEM 16] NEMIAC, http://www.nemiac.eu, accessed 14 June 2016.
  21. [PAU 00] PAUL S., SCHLAFFER A.M., NOSSEK J.A., “Optimal charging of capacitors”, IEEE Transactions on Circuits and Systems, vol. 47, pp. 1009–1016, July 2000.
  22. [PEL 89] PELGROM M.J.M., DUINMAIJER A.C.J., WELBERS A.P.G., “Matching properties of MOS transistors”, Journal of Solid-State Circuits, vol. 24, no. 5, pp. 1433–1439, 1989.
  23. [PER 97] PEREZ J.P., Thermodynamique, Masson, 1997.
  24. [PIG 05] PIGUET C., Low Power Electronics Design, CRC Press, 2005.
  25. [SHA 49] SHANNON C.E., “Communication in the presence of noise”, Proceedings of the IRE, vol. 37, no. 1, pp. 10–21, 1949.
  26. [SNI 11] SNIDER G.L., BLAIR E.P., BOECHLER G.P. et al., “Minimum energy for computation, theory vs. experiment”, 11th IEEE Conference on Nanotechnology (IEEE-NANO), pp. 478–481, 2011.
  27. [STO 02] STOJANOVIC V., MARKOVIC D., NIKOLIC B. et al., “Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization”, Proceedings of the 28th European Solid-State Circuits Conference, ESSCIRC, pp. 211–214, 2002.
  28. [SVE 94] SVENSSON L.J., KOLLER J.G. “Driving a capacitive load without dissipating fCV/sup 2/Low Power Electronics”, Digest of Technical Papers, IEEE Symposium, pp. 100–101, 1994.
  29. [TEI 12] TEICHMANN P., Adiabatic Logic, Springer, 2012.
  30. [TSI 88] TSIVIDIS Y., The MOS Transistor, McGraw-Hill Editions, 1988.
  31. [ZHI 09] ZHIRNOV V.V., CAVIN R.K., “Scaling beyond CMOS: Turing-Heisenberg Rapproachment”, Proceedings of the European Solid State Device Research Conference, ESSDERC ‘09, pp. 16–22, 2009.